ABSTRACT Solution-processed organic field effect transistors (OFETs), which are amenable to facile large-area processing methods, have generated significant interest as key elements for use in allorganic electronic applications aimed at realizing low-cost, lightweight, and flexible devices. The low performance levels of n-type solution-processed bottom-contact OFETs unfortunately continue to pose a barrier to commercialization. In this study, we introduced a combination of CVD-grown graphene source/drain (S/D) electrodes and fullerene (C 60 ) in a solution-processable n-type semiconductor toward the fabrication of n-type bottom-contact OFETs. The C 60 coating in the channel region was achieved by modifying the surface of the oxide gate dielectric layer with a phenyl group-terminated self-assembled monolayer (SAM). The graphene and phenyl group in the SAMs induced π-π interactions with C 60 , which facilitated the formation of a C 60 coating. We also investigated the effects of thermal annealing on the reorganization properties and field-effect performances of the overlaying solution-processed C 60 semiconductors. We found that thermal annealing of the C 60 layer on the graphene surface improved the crystallinity of the face-centered cubic (fcc) phase structure, which improved the OFET performance and yielded mobilities of 0.055 cm 2 /Vs. This approach enables the realization of solution-processed C 60 -based FETs using CVD-grown graphene S/D electrodes via inexpensive and solution-process techniques.
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INTRODUCTION
Organic field-effect transistors (OFETs), which are compatible with low-temperature and solution processing methods, have received significant attention as key elements for realizing commercially viable all-organic electronics, including cheap, light, flexible, and large-area electronic products. 1-3 These advantages may be accessed primarily by depositing the organic semiconductors onto substrates using various solution processes including novel techniques (spin-coating, layer-by-layer, or Langmuir-Blodgett technique). [4] [5] [6] [7] Numerous studies have attempted to rationally design solution-processable organic semiconductors composed of small molecules and polymers, such as triethylgermylethynyl-substituted anthradithiophene (diF-TEG ADT) or 2,7-dioctyl[1]benzothieno [3,2-b] [1]benzothiophene (C8-BTBT), in an effort to achieve a high oxidation stability and good electrical performance . 8, 9 Pentacene, fullerene (C 60 ), and their derivatives have been extensively studied in small molecule semiconductors. [10] [11] [12] Among these, C 60 and its derivatives have been most attractive because they are soluble in a variety of organic solvents. 13, 14 However, the studies on the solution-processable C 60 -based FETs reported to date have focused only on the effects of surface modifications on the insulating layer and solvent dependence of the formation of a stable C 60 thin film, and the electron transfer properties. [15] [16] [17] As the field progresses, understanding the characteristics of electrode/semiconductor interfaces has become important because the crystallinity of a semiconductor deposited on an electrode may depend on the surface properties of the electrodes in a bottom-contact configuration.
Source/drain (S/D) electrodes are typically patterned prior to the deposition of an organic semiconductor layer. [18] [19] [20] This configuration avoids damaging the organic semiconductor films during certain patterning processes. 21 The development of appropriate S/D electrode materials is, therefore, vital. Metal S/D electrodes (e.g. gold, aluminum, and calcium) are typically used in 
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OFETs, even though these electrodes have hydrophilic surfaces that can hinder uniform C 60 film formation via solution processing. 22, 23 CVD-grown graphene films have recently been considered as potential alternative S/D electrodes for use in OFETs due to their thinness, high electrical conductivity, and good oxidation/thermal stabilities. [24] [25] [26] The two-dimensionally flat sp 2 carbon network of a graphene film can interact with the molecules of a carbon-based organic semiconductor including C 60 . [26] [27] [28] This organic/organic interface between graphene and organic semiconductor could reduce the contact resistance compared to the metal/organic semiconductor interface having high contact resistance due to the formation of an unfavorable interface dipole layer. 20, 29, 30 To enlarge the benefits of graphene S/D electrodes, it is necessary to investigate the growth behavior of C 60 molecules on graphene, and the ways to improve the crystalline morphology of C 60 on the graphene, with a goal to enhance device performance.
Here, we prepared a C 60 thin film deposited on graphene S/D electrodes using solution processing techniques toward the fabrication of bottom-contact OFETs for the first time.
Moreover, we studied the effects of thermal annealing on the crystallinities, morphologies, and OFET performances of C 60 thin films on graphene. Uniform C 60 thin films may be obtained by treating the surfaces of the oxide dielectric layers with self-assembled monolayers (SAMs) that include terminal phenyl groups. 31 Higher annealing temperatures physicochemically reorganized the C 60 molecules and yield their thin films on the graphene electrodes with better crystallinities and fcc structures. The resulting OFETs exhibited high performances with a maximum mobility of 0.055 cm 2 /Vs using the graphene S/D electrodes. This study enables the realization of C 60 bottom-contact FETs using CVD-grown graphene S/D electrodes via inexpensive and solutionprocess techniques.
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EXPERMINTAL SECTION
The graphene was synthesized on a 25 µm thick copper foil using CVD methods at low pressures. The graphene layers were then transferred onto a pre-cleaned SiO 2 /Si substrate, as described previously. 22, 32 The CVD-grown graphene was monolayer films with some existing bilayer island from the scanning electron microscopy image and Raman spectra, shown in Figure   S1 in Supporting Information. 33, 34 The SiO 2 /Si substrate was cleaned by piranha treatment, followed by multiple DI water rinses and then further cleaned by exposure to UV-ozone (UVO) for 20 min. After thermal annealing above 350 °C for 1h to obtain the cleaned graphene surface, the graphene was patterned by using standard photolithography. The device fabrication steps are briefly summarized in Figure 1 . A negative-type photoresist (PR) was spin-coated onto the graphene films and then exposed to UV light through a photo-mask. The PR was then washed away using developer and DI water. All parts of the graphene films other than the part used as a S/D or contact electrode were not covered by the PR and were etched with the O 2 plasma. The phenyl group-terminated SAM treatment was accomplished by applying phenyltrimethoxysilane (PTS) ( C 6 H 5 Si(OCH 3 ) 3 , 97 %, Aldrich Co.) to the 300 nm thick SiO 2 /Si substrates. The substrates were exposed to UVO for 10 min and then to PTS vapor at 140°C for 40 min. The substrates were then baked at 120°C for 20 min. After the PR had been removed in a warm acetone solution ( Figure S2 shows the optical microscopy image of patterned graphene electrodes without contact pad), a 0.6% C 60 solution in dichlorobenzene was spin-coated to cover the substrates with graphene S/D electrodes. The C 60 thin film coatings were thermally annealed at 50, 90, or 130°C for 1 h and then were slowly cooled to room temperature in a vacuum chamber. The channel width (W) of the OFETs was 1000 µm, and the channel lengths (L) were 6 20, 50, 100, or 150 µm. The C 60 was spin-coated onto the substrates in a N 2 -rich glove box, and the other fabrication steps were performed in ambient air (RH: 40%±10%).
All electrical measurements were performed using a Keithley 4200 SCS in a N 2 -rich glove box. The morphologies of the C 60 films were investigated using atomic force microscopy (AFM, Multimode AFM, Digital Instruments), and their θ-2θ mode out-of-plane X-ray diffraction (XRD) patters and two-dimensional grazing incidence wide-angle XRD (2D-GIXD) patterns were collected using a synchrotron X-ray beam source at the 5A and 3C beamline of the Pohang Accelerator Laboratory (PAL). The work functions of the graphene electrodes and the energy level alignment of the C 60 /graphene structures were investigated using ultraviolet photoelectron spectroscopy (UPS, beam diameter: 5 mm). The top-surface regions of the C 60 layers were cleaned using an Ar gas cluster ion beam sputtering process prior to the UPS measurements in order to remove air contamination and any oxidized C 60 layers. The optical band gap of C 60 was studied using reflective electron energy loss spectroscopy (REELS, using an electron gun and a photodetector manufactured by PSP Vacuum Technology Ltd.). The water contact angles were measured using SEO300A.
RESULTS AND DISCUSSION
The water contact angles (θ water ) on the UVO-exposed and PTS-modified SiO 2 /Si substrates (prepared using the vapor deposition method) were measured to confirm whether the substrates were effectively modified with PTS by the vapor deposition method. Figure 2a shows the optical images captured while the water droplets were seeded onto the UVO-and PTS-modified SiO 2 /Si substrates. The values of θ water on the pristine SiO 2 /Si substrates were less than 1°, whereas those obtained from the PTS-modified SiO 2 /Si substrates were found to be ~54±2°, which are smaller than the values reported for the PTS-modified SiO 2 /Si substrates prepared using the solution dipping method. 35, 36 In addition, the contact angle of dichlorobenzene on PTS SAM modified substrates had the value of ~11±2° ( Figure S3 ), in good agreement with the reported values. 37 These results suggested that the SiO 2 /Si substrate surfaces were effectively modified with the PTS-SAM.
The wettability of C 60 at the electrode and channel regions was examined by spin-casting 25 nm thick C 60 films onto the substrates bearing graphene S/D electrodes. The channel areas were modified with the PTS-SAM or were left unmodified. C 60 was only deposited onto the graphene electrodes in the substrate prepared without the PTS modification, and the C 60 layer was fully dewetted from the SiO 2 ( Figure 2b ). By contrast, the PTS modification allowed C 60 to form a wetted film on the channel, leading to the successful deposition of C 60 films onto both the graphene and channel regions (Figure 2c ). These results may have been facilitated by π-π interactions between the C 60 molecules and the two-dimensional carbon sheet formed by a honeycomb lattice of graphene and phenyl groups in the PTS-SAM. 16, 31 In this way, it was possible to fabricate bottom-contact C 60 FETs using spin-coating techniques if the graphene and PTS-SAM were organized as an S/D electrode and a channel modifying layer, respectively. On the other hand, the metal electrodes prepared with aluminum could not be used in solutionprocessed C 60 FETs with a bottom-contact geometry because C 60 aggregated on the metal electrodes during the spin-coating process, as shown in Figure S4 .
High OFET performances require a highly crystalline semiconductor thin films that favors effective charge transport and enhanced mobility. 38 Previous studies have used thermal treatment with heating around 100°C to enhance the crystallinity of C 60 in a polymer gate dielectric, resulting in improved OFET performances. 15 In the present work, C 60 thin films deposited onto graphene were annealed at a variety of temperatures. AFM, XRD, 2D-GIXD, and UPS analyses were performed to examine the effects of thermal annealing on the crystalline morphology and electronic structure of the C 60 film on graphene, as well as to establish the optimal conditions (such as annealing temperature (T A )) for achieving a high OFET performance. 130°C, respectively. The C 60 molecules in the films deposited on graphene formed a miliary topology of small ellipsoidal balls. Some of the C 60 molecular bunches formed aggregates on the graphene electrode in the films that were thermally annealed at 50°C, whereas the self-organized C 60 molecules were present in the films deposited on graphene after thermal annealing at 90 or 130°C. The rms roughness (R ms ) of the C 60 films annealed at 50°C was much higher than the value obtained after annealing at 90 or 130°C. The cross-sectional height profiles revealed that the C 60 layer formed a flat and smooth film on graphene after thermal annealing at 90 or 130°C, whereas some C 60 molecules were aggregated to form 20~40 nm thick bunches on graphene after thermal annealing at 50°C
In addition to the morphological studies conducted using AFM analysis, we also investigated Previous studies revealed that the C 60 crystals formed a face-centered cubic (fcc) phase structure. 15, 17, 39 The relationship between the crystallinity and T A was further explored and an in-depth analysis of the crystalline structure of the C 60 thin films prepared on graphene was conducted by collecting 2D-GIXD measurements. Figures S5a-S5c show the 2D-GIXD patterns obtained from a C 60 layer annealed at various T A . The 2D-GIXD patterns obtained from the C 60 film annealed at 130°C displayed reflection spots with apparent intensities that were higher than those obtained from other patterns, strongly suggesting that the C 60 molecules formed more extensive crystal structures as T A increased, in good agreement with the XRD analysis.
The hypothesis described above, that the C 60 crystals formed an fcc phase structure, was tested by indexing the 2D-GIXD patterns collected from C 60 films deposited onto graphene and thermally annealed at 130°C. The measured patterns were compared with C 60 fcc reference patterns reported in previous studies, as shown in Figure 4b . [40] [41] [42] The lower spectrum shown in Figure 4b reveals the integrated GIXD intensity in the in-plane direction. All structural information collected from the XRD and 2D-GIXD profiles indicated that the crystalline growth
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in the C 60 films formed an fcc phase structure on graphene. Some peaks were absent, and even the 2D-GIXD profile peaks observed in Figure 4b had lower intensities than the corresponding peaks obtained from reference fcc C 60 structures. Because film formation via solution processing may be disrupted by the presence of solvent molecules, solution-deposited C 60 molecules formed random crystalline domains more frequently than did C 60 molecules deposited through vacuum evaporation processes.
The electron injection barrier at the C 60 /graphene interface was examined by collecting UPS spectra and performing REELS analyses of the C 60 /graphene structures annealed at different T A .
Figures 5a, 5b, and 5c show the UPS spectra (secondary cut-off and valence band region) and REELS spectra of C 60 /graphene films annealed at different T A . The graphene layers examined here were thermally treated at 350°C for 1 h to remove the polymer residue that remained after the transfer process. In general, thermal treatment of transferred graphene induced charge transfer between graphene and SiO 2 , which resulted in p-type graphene doping. 26 Therefore, the work functions of the thermally annealed graphene films were found to be 4.81 eV based on the UPS data (Figure 5a ). The vacuum level shift and electron injection barrier (Φ E.B ) between C 60 and graphene were calculated using the UPS and REELS spectra. Φ E.B was calculated from the difference between the lowest unoccupied molecular orbital (LUMO) level of C 60 and the Fermi energy level (E f ) of graphene. This value also corresponded to the difference between the band gap (E g ) and the hole injection barrier (Φ H.B = E HOMO -E f , where HOMO refers to the highest occupied molecular orbital). The band gap of the C 60 film deposited onto each sample was measured directly from the electron energy level difference between the zero-energy loss position and the onset of the minimum energy loss peak in the REELS spectra. 43, 44 Although the band gap of an organic semiconductor measured using REELS data is generally lower than the
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corresponding transport band gap due to the exciton binding energy difference, 43 , 44 the band gap obtained using the REELS technique, which is relatively insensitive to the substrate-induced charge carrier concentration, was used to characterize the electron injection barrier at the C 60 /graphene interface. Despite the crystallinity differences among the C 60 films annealed at different T A values, the UPS and REELS spectra, which queried the electronic structures of both the occupied and unoccupied states, gave nearly identical energy distributions. Highly crystalline organic semiconductor films can reduce the exciton binding energy by the scale at tens meV due to the weak intermolecular van der Waals interactions. 45 For these reasons, the C 60 films prepared at different T A have no distinction in the band gap energies.
The UPS and REELS spectra of the annealed C 60 film coatings on graphene were used to generate a schematic diagram of the energy bands at the C 60 /graphene interfaces, as shown in films deposited on graphene and annealed at different T A values. 46 These results demonstrated that carrier injection could be facilitated in OFETs by reducing the electron injection barrier from graphene to C 60 after thermal annealing at high T A .
The CVD-grown graphene films were used as S/D electrodes and the SiO 2 surface was modified with a PTS-SAM to enable the fabrication of solution-processed C 60 FETs prepared using a bottom-contact geometry, as shown in Figure 6a 
where C i is the capacitance per unit area of the gate dielectric (≈10 nF/cm 2 ) and V th is the threshold voltage. The electrical characteristics of the OFETs are summarized in Table 1 . As T A increased, the resulting C 60 FETs showed higher mobilities and on-state currents, demonstrating that a high C 60 crystallinity improved the OFET performance. The C 60 FET devices that were thermally annealed at 130°C exhibited the highest electrical performances, with an average µ of 0.055 ± 0.004 cm 2/ Vs and an on/off ratio of 10 6 .
The origin of these field-effect mobility variations was investigated by calculating the contact resistance of each device using the transfer-line method. 21, 47 The total width-normalized resistances (R total W) were determined from the inverse slope of the I-V curve for each device (W = 1000 µm and L = 20, 50, 100, 150 µm) in the linear regime at each gate voltage ( Figure S6 ).
The R total W value could be expressed as
where R C W , μ , and V th are the width-normalized contact resistance, intrinsic field-effect mobility, and threshold voltage, respectively. Therefore, RcW could be approximated based on the y-intercept of the linear extrapolation of the plots of R total W versus channel length (L) (R total W was obtained from the inverse slope of each I-V curve in the linear regime). Figure 6d plots the width-normalized contact resistances (RcW) of these OFETs under various gate voltages. It should be noted that the C 60 FET devices thermally annealed at 130°C showed the
Page 12 of 26 Physical Chemistry Chemical Physics
Physical Chemistry Chemical Physics Accepted Manuscript 13 smallest contact resistances between the electrode and the active layer. These results demonstrated that highly crystalline C 60 films formed on the graphene S/D electrodes and a small charge injection barrier in C 60 /graphene led to a small RcW, which enhanced the OFET performance. Because thermal annealing also increased the crystallinity of C 60 in the channel area, 15 the channel resistance may also be reduced by thermal annealing. Therefore, we believed that reductions in both the contact and channel resistances contributed the high OFET performances in C 60 -based FETs.
CONCLUSIONS
In conclusion, we realized solution-processable C 60 -based bottom-contact OFETs for the first time by using CVD-grown graphene as the S/D electrodes. C 60 was effectively spin-coated onto graphene, which formed stabilizing π-π interactions, whereas the film was not spin-coated onto the metal electrodes. In the channel region, the phenyl group of the SAM formed π-π interactions with the C 60 molecules, which further stabilized the C 60 coating and enabled OFET preparation.
We found that the thermally annealed C 60 films on graphene displayed surprisingly good 
